Product category:
Design and Development Software
News Release from: Synopsys | Subject: Corrent Corporation
Edited by the Electronicstalk Editorial
Team on 15 February 2002
Synopsys helps Corrent to market with
complex SoCs
Synopsys had a major role in Corrent Corporation's recent successful tapeout and sampling of the Socket Armor family.
Synopsys had a major role in Corrent Corporation's recent successful tapeout and sampling of the Socket Armor family The new processors support both Secure Socket Layer (SSL) and Internet Protocol Security (IPsec) standards
This article was originally published on Electronicstalk on 19 Apr 2001 at 8.00am (UK)
Related stories
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.
Tensilica standardises on Physical Compiler
Tensilica has standardised on Synopsys Physical Compiler and developed a high-performance reference flow around Physical Compiler for its Xtensa V processor cores.
The collaboration enabled Corrent, a fabless semiconductor company, to announce that it was first-to-market with integrated gigabit-speed security SoCs - just seven months after unveiling plans to design a high-speed network security architecture from the ground up.
Synopsys Professional Services worked with Corrent to establish a complete RTL to GDSII deep sub-micron design flow, which together with Synopsys tools and design assistance, were integral to design optimisation and timing closure for the seven million gate, 0.15-micron 150MHz devices.
"We believe that the explosive growth of the Internet has increased dependency on the information stored and communicated by businesses and individuals", said Satish Anand, chief technical officer and cofounder of Corrent.
Further reading
PCI core gets official seal of approval
In conjunction with IP 2001 Japan, Synopsys has announced the PCI Special Interest Group (PCI-SIG) certification of the DesignWare PCI-X MacroCell.
Power Compiler adds pushbutton power optimisation
Oki Semiconductor has added Power Compiler, Synopsys' pushbutton power optimisation tool for RTL and gate-level designs, to the set of Synopsys tools offered in Oki's advanced ASIC design kit.
Synthesis solution supports latest FPGAs
Synopsys has upgraded its FPGA synthesis solution: FPGA Compiler II and FPGA Express.
"In today's atmosphere of heightened security, there is a great need to protect this data to ensure confidentiality, authenticity, integrity and availability.
Our high-speed encryption devices are very complex, and we needed to ensure they would not strain the power resources of the host system.
Synopsys' design consultants worked with us to design a flexible, repeatable flow that would meet our goals in a tight timeframe".
Corrent relied on Synopsys Professional Services' design experience to develop and deploy a repeatable, hierarchical physical synthesis implementation flow that relied on several Synopsys tools, including Physical Compiler.
Synopsys Professional Services provided the design expertise needed to reduce the routing congestion and timing-closure problems on the datapath intensive devices.
This expertise was especially valuable in the post place-and-route verification process.
"Working as an integral part of Corrent's outstanding design team enabled us to make a tangible contribution to the success of their program", said Glenn Dukes, vice president, Consulting Design Services, Synopsys Professional Services.
"That's an important element of our role as a design partner-customers can augment their design expertise and experience with ours to get their chips to market quickly while codeveloping the methodologies necessary to help them implement future chips".
Synopsys was also instrumental in developing and exercising the static-timing analysis flow based on Synopsys PrimeTime.
Corrent engineers used Synopsys DC Ultra for synthesis, VCS for simulation and code coverage, DFT Compiler for testability, and Power Compiler for power optimisation.
"We were very impressed with the time and effort that Synopsys spent with us to help meet our aggressive time-to-market goals for our first two high-quality complex SoCs", said Hemanshu Bhatnagar, vice president of engineering and cofounder of Corrent.
"By being first-to-market, we were able to establish a competitive advantage and meet the requirements of our customer base.
We value our relationship with Synopsys and will rely on their expertise as our company and products evolve".
Corrent's CR7020 and CR7000 SoCs provide high-speed encryption in Virtual Private Network (VPN) and e-commerce applications.
The Socket Armor devices are designed specifically to scale in performance with the capacity to encrypt and decrypt millions of packets per second to secure the exchange of electronic information within both public and private Internet protocol networks.
Corrent plans to market the two SoCs as high-speed alternatives to slower hardware and software solutions.
• Synopsys: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page

