Product category:
Design and Development Software
News Release from: Synopsys | Subject: Virtual Silicon eSi-Route for PrimeTime SI
Edited by the Electronicstalk Editorial
Team on 28 February 2002
Crosstalk analysis extended to standard
cells
Virtual Silicon eSi-Route standard cell libraries are now available for PrimeTime SI.
Synopsys, in collaboration with Virtual Silicon Technology and Silicon Metrics Corporation, has announced that Virtual Silicon eSi-Route standard cell libraries are now available for PrimeTime SI These libraries-characterised with the Silicon Metrics SiliconSmart CR tool and qualified to support the patented delay calculation capabilities in PrimeTime SI-target 0.18 and 0.13um designs in the fabless flow
This article was originally published on Electronicstalk on 19 Apr 2001 at 8.00am (UK)
Related stories
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.
Tensilica standardises on Physical Compiler
Tensilica has standardised on Synopsys Physical Compiler and developed a high-performance reference flow around Physical Compiler for its Xtensa V processor cores.
With PrimeTime SI in the flow, customers are able to pinpoint crosstalk-induced timing problems quickly and reduce the risk of chip failure.
PrimeTime SI is a full-chip, static crosstalk analysis tool that extends the proven static timing techniques of the industry-leading PrimeTime tool to include crosstalk analysis, delivering a fully integrated solution that is easy to adopt.
"PrimeTime is the timing backbone of the SoC design flow, and our customers rely on our static timing models to correlate with the actual silicon performance of our testchips", said Taylor Scanlon, CEO of Virtual Silicon.
Further reading
PCI core gets official seal of approval
In conjunction with IP 2001 Japan, Synopsys has announced the PCI Special Interest Group (PCI-SIG) certification of the DesignWare PCI-X MacroCell.
Power Compiler adds pushbutton power optimisation
Oki Semiconductor has added Power Compiler, Synopsys' pushbutton power optimisation tool for RTL and gate-level designs, to the set of Synopsys tools offered in Oki's advanced ASIC design kit.
"With Silicon Metrics' SiliconSmart CR, we can now offer proven support for PrimeTime SI, enabling our foundry and fabless customers to detect potential silicon failures using the premiere solution for static crosstalk analysis at 0.18-micron and below".
To qualify the eSi-Route libraries for PrimeTime SI, Synopsys first collaborated with Silicon Metrics to extend the capabilities of SiliconSmart CR for crosstalk characterisation and modelling.
Virtual Silicon then used the extended SiliconSmart CR to generate the Liberty (.lib) eSi-Route libraries for PrimeTime SI.
Working together, the companies then verified that the Virtual Silicon libraries generated with SiliconSmart CR-when tested with PrimeTime SI-met all characterisation guidelines and provided Spice-level accuracy.
"The industry migration to 0.13-micron processes drives the need for a new level of cooperation between EDA vendors, semiconductor intellectual property providers, and foundries to ensure production-ready design flows that result in first-pass silicon success", said Callan Carpenter, president and CEO of Silicon Metrics.
"By working proactively with Synopsys and Silicon Metrics, Virtual Silicon demonstrates its leadership when it comes to delivering a complete solution for its customers".
"With PrimeTime SI, Synopsys continues to build on its accurate gate-level static timing tools and design flow to handle the signal integrity effects associated with nanometer design", said Antun Domic, senior vice president and general manager of Synopsys' Nanometer Analysis and Test Group.
"Synopsys solutions providers-Silicon Metrics and Virtual Silicon Technology-have now aligned to support PrimeTime SI for static crosstalk analysis, enabling our mutual customers to tape out designs with higher confidence".
• Synopsys: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
