Product category:
Design and Development Software
News Release from: Synopsys
Edited by the Electronicstalk Editorial
Team on 03 May 2002
STMicroelectronics endorses Synopsys
simulator
STMicroelectronics has officially endorsed Synopsys' VCS Verilog simulator for ASIC signoff.
STMicroelectronics has officially endorsed Synopsys' VCS Verilog simulator for ASIC signoff STMicroelectronics certified VCS for signoff simulation of Verilog designs based on its 0.18-micron SoC technology (HCMOS8)
This article was originally published on Electronicstalk on 19 Apr 2001 at 8.00am (UK)
Related stories
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.
Tensilica standardises on Physical Compiler
Tensilica has standardised on Synopsys Physical Compiler and developed a high-performance reference flow around Physical Compiler for its Xtensa V processor cores.
With this endorsement, STMicroelectronics joins the list of more than 30 ASIC vendors who support their customers with VCS' leading performance, capacity, and functionality to overcome verification challenges.
STMicroelectronics, the third largest semiconductor company in the world according to Gartner Dataquest, has developed a worldwide network of strategic alliances, including product development with key customers and CAD development alliances with major EDA suppliers.
By supporting VCS, STMicroelectronics has extended its current capability to offer leading-edge solutions to customers in all segments of the electronics industry.
"To meet our customers' requirements, we complement our proprietary technologies with core technologies from key partners", said Marco Montalti, director of the Design Methodology Group of the Digital and Analog Semicustom Division of STMicroelectronics.
"Our evaluation of VCS' performance and accuracy showed it well-suited for customers requiring Verilog verification at all design phases, including gate-level for ASIC signoff".
In addition to leading performance and high capacity, the VCS Verilog simulator provides comprehensive built-in coverage metrics and high performance integration with C/C++ functions required for verifying multi-million-gate SoC designs.
VCS is the foundation for Synopsys' complete line of functional verification solutions, supporting Verilog, VHDL, mixed-HDL and mixed-signal simulation for complex SoC designs.
Integrated with more than 20 third-party tools, VCS provides a flexible open verification environment that is now available in the STMicroelectronics' ASIC design flow.
"STMicroelectronics and Synopsys have worked closely together to ensure that our products provide a complete and seamless design solution", said Farhad Hayat, vice president of marketing, Verification Technology Group at Synopsys.
"STMicroelectronics' support of VCS extends this solution to our mutual customers with leading verification performance".
• Synopsys: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
