Product category:
Design and Development Software
News Release from: Synopsys | Subject: LEDA 3.1
Edited by the Electronicstalk Editorial
Team on 16 May 2002
Mixed language checking package aids
design reuse
LEDA 3.1 is a programmable coding and design guideline checker that features full-chip, mixed-language checking capabilities to speed development of complex SoC designs.
LEDA 3.1 is a programmable coding and design guideline checker that features full-chip, mixed-language checking capabilities to speed development of complex SoC designs LEDA 3.1 adds prepackaged rules that help designers maximise the performance of Synopsys tools such as VCS, Formality and Design Compiler
This article was originally published on Electronicstalk on 19 Apr 2001 at 8.00am (UK)
Related stories
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.
Tensilica standardises on Physical Compiler
Tensilica has standardised on Synopsys Physical Compiler and developed a high-performance reference flow around Physical Compiler for its Xtensa V processor cores.
LEDA 3.1 also enables engineers to check their designs for compliance with reuse guidelines found in the Reuse Methodology Manual (RMM) and the DesignWare style guide.
In addition, it provides enhanced programmability for creating custom coding guidelines.
The popularity of mixed-language design continues to increase, with the code used to describe and verify a complex design often requiring millions of lines.
Further reading
PCI core gets official seal of approval
In conjunction with IP 2001 Japan, Synopsys has announced the PCI Special Interest Group (PCI-SIG) certification of the DesignWare PCI-X MacroCell.
Power Compiler adds pushbutton power optimisation
Oki Semiconductor has added Power Compiler, Synopsys' pushbutton power optimisation tool for RTL and gate-level designs, to the set of Synopsys tools offered in Oki's advanced ASIC design kit.
Synthesis solution supports latest FPGAs
Synopsys has upgraded its FPGA synthesis solution: FPGA Compiler II and FPGA Express.
Manually checking this code for errors and style is nearly impossible given today's short design cycles, and LEDA 3.1 addresses this problem by delivering a multi-language capability that can quickly check very large designs coded in both Verilog and VHDL.
LEDA 3.1 also identifies and isolates design problems at the chip level, an essential capability to address important issues that may occur across design hierarchy and language boundaries.
The addition of reusability guidelines ensures that designers have access to the widely used RMM and DesignWare style guide rules throughout the design cycle.
"At Italtel, we evaluated multiple checkers and chose LEDA because of its superior prepackaged rules as well as its debugging capabilities", said Gualdi Bruno, senior CAD engineer, research and development at Italtel, a telecommunications network supplier.
"LEDA's ability to run chip-level checks and access rules related to Synopsys tools also contributed to our decision.
We are very impressed with LEDA's capacity and speed of execution for large designs.
The best place to find problems in the design is while we are still writing RTL, and LEDA goes a long way in making this possible".
LEDA 3.1 prepackaged rules greatly enhance a designer's ability to check HDL code for synthesisability, simulatability, testability and reusability.
This unique feature provides design guidelines that improve the performance of Synopsys tools.
For example, by using the prepackaged VCS rulesets, design engineers can check their code and modify it to achieve greatly improved simulation speeds.
LEDA 3.1 consists of two tools: a LEDA specifier and a LEDA checker.
The LEDA specifier is used for creating and compiling custom rules written with a simple command set.
The LEDA checker accepts Verilog and VHDL code, along with compiled rulesets and policies, and outputs error messages indicating lines in the code that violate various rules.
"Our customers need to check large amounts of HDL code for their complex SoC designs", said Mark Warren, technical director, Synopsys Verification Technology group.
"LEDA 3.1 offers capabilities that can handle those large designs and improve performance, testability and reuse.
The checker's seamless integration with Synopsys products speeds the design process and ensures high quality results".
LEDA 3.1 is currently available.
Customers with current maintenance agreements will receive Release 3.1 at no additional cost.
• Synopsys: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
