Product category:
Design and Development Software
News Release from: Synopsys
Edited by the Electronicstalk Editorial
Team on 14 June 2002
Synopsys puts its weight behind
Accellera
Synopsys has affirmed its support for SystemVerilog 3.0 and has donated several technologies to Accellera for SystemVerilog version 3.1.
Synopsys has affirmed its support for SystemVerilog 3.0 and has donated several technologies to Accellera for SystemVerilog version 3.1 "Accellera welcomes Synopsys' donation and is thrilled with their involvement in Accellera's standardisation process", said Vassilios Gerousis, technical coordinating committee chair at Accellera
This article was originally published on Electronicstalk on 19 Apr 2001 at 8.00am (UK)
Related stories
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.
Tensilica standardises on Physical Compiler
Tensilica has standardised on Synopsys Physical Compiler and developed a high-performance reference flow around Physical Compiler for its Xtensa V processor cores.
"When leading EDA companies make strong technical donations to SystemVerilog, they not only make the language more robust, they support interoperable standards that allow the best EDA tools and methodologies to work seamlessly together.
Synopsys was instrumental in making Verilog the de facto standard for RTL design.
We look forward to working with Synopsys to lead the effort to do the same with SystemVerilog".
Further reading
PCI core gets official seal of approval
In conjunction with IP 2001 Japan, Synopsys has announced the PCI Special Interest Group (PCI-SIG) certification of the DesignWare PCI-X MacroCell.
Power Compiler adds pushbutton power optimisation
Oki Semiconductor has added Power Compiler, Synopsys' pushbutton power optimisation tool for RTL and gate-level designs, to the set of Synopsys tools offered in Oki's advanced ASIC design kit.
Synthesis solution supports latest FPGAs
Synopsys has upgraded its FPGA synthesis solution: FPGA Compiler II and FPGA Express.
"Synopsys has been active in promoting standards through their numerous interoperability efforts and they've been a long standing contributor to Accellera's efforts", noted Dennis Brophy, chairman of Accellera.
"Synopsys continues to demonstrate their commitment to standards with their donations to Accellera's SystemVerilog, which will help unify our assertions standard and create the next generation of the hardware description languages".
Synopsys is making four key donations to SystemVerilog 3.1.
OpenVera testbench constructs help engineers quickly and easily develop testbenches within the Verilog language.
These testbench constructs include: dynamic objects such as classes; built-in testbench primitives like mailboxes; and advanced control constructs such as fork-joins and triggers.
The donated OpenVera assertions enable users to write protocol checkers for dynamic simulation and properties for register transfer level (RTL) formal analysis.
This facilitates the emerging assertion-based verification methodology.
The C/C++ model interface makes it easier to link C/C++ models or modules directly into a Verilog simulation.
This enables a more efficient simulation when the full visibility of the Verilog API is not necessary.
The coverage API defines a procedural interface that lets users and EDA tool developers have a consistent method of accessing coverage metrics.
"Synopsys provides the backbone of our verification flow, and we rely on their continued technology innovation", said Chris Malachowsky, vice president of engineering at NVIDIA.
"Support within Synopsys products for SystemVerilog 3.0 will create a major productivity leap for designers at NVIDIA".
"Advancing the Verilog standard with inclusion of key proven technology is critical to Intel to continue to increase the productivity of our designers", said Greg Spirakis, vice president of Design Technology at Intel.
"Unifying assertions in SystemVerilog will allow us to leverage advanced third party EDA tools that support the new SystemVerilog version".
"Sun is a long time champion of open standards and was involved in the development of the Vera language.
The Vera language and related Synopsys verification tools are used by Sun in the development of advanced microprocessors", said Shrenik Mehta, senior engineering manager, Global Testability, Tools and Validation, Processor Products Group, Sun Microsystems, "We are pleased at the prospect of these key proven technologies becoming a part of the SystemVerilog standard from Accellera".
"There are many paths to interoperability, including working with formal standards organisations and creating standards within open source communities.
We recognise Accellera as the most effective formal standards organisation in EDA and as the definitive body for enhancing Verilog through to the IEEE", said Rich Goldman, vice president of strategic market development at Synopsys.
"Over the years, Accellera has delivered many mission critical standards that are used by Synopsys and its customers.
We are proactively working with Accellera to ensure that our customers continue to have the best standards incorporating proven technologies".
• Synopsys: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
