Product category:
Design and Development Software
News Release from: Synopsys | Subject: Hercules
Edited by the Electronicstalk Editorial
Team on 12 September 2002
Design rule checker runs down to 90nm
Hercules, the industry's trusted physical verification solution from Synopsys, now provides design rule check rule files for TSMC's Nexsys 90nm process technology.
Hercules, the industry's trusted physical verification solution from Synopsys, now provides design rule check (DRC) rule files for TSMC's Nexsys 90nm process technology Through a collaborative effort with Synopsys' physical verification specialists, TSMC design services engineers have developed Hercules rule files for DRC and layout versus schematic (LVS) checking
This article was originally published on Electronicstalk on 16 Mar 2007 at 8.00am (UK)
Related stories
Device paramater measurement added to Hercules PVS
Advanced device-parameter measurement added to the Hercules Physical Verification Suite (PVS) to correlate device behaviour to IBM 65nm semiconductor process.
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.
Tensilica standardises on Physical Compiler
Tensilica has standardised on Synopsys Physical Compiler and developed a high-performance reference flow around Physical Compiler for its Xtensa V processor cores.
These rule files enable designers to verify their designs quickly and easily for TSMC's most advanced process technology.
"Hercules runsets for 90 nanometer and other TSMC processes are developed using our double-blind quality assurance procedure, the most rigorous quality standards in the foundry industry", said Ed Chen, director of design services marketing at TSMC.
"Hercules offers very comprehensive rule checking which provides designers with highly manufacturable designs".
For over a decade, Hercules has been trusted to perform comprehensive hierarchical physical verification including design rule checking (DRC), electrical rule checking (ERC), and layout versus schematic (LVS) verification for the largest and most complex microprocessors, ASICs and DRAMs.
Hercules is integrated with Astro through the Milkyway database, which enables customers to verify their designs hierarchically throughout the flow, as well as at final sign-off.
The close integration between the two tools enables 'correct by construction' design and reduces time-to-market by enabling engineers to detect problems early in the design process.
"This collaboration with TSMC highlights our experience in partnering with leading-edge foundries and supporting their latest process capabilities", said Antun Domic, senior vice president and general manager for the Nanometer Analysis and Test (NAT) business unit at Synopsys.
"The availability of Hercules rule files for 90 nanometer process technology reinforces Synopsys' commitment to providing customers with a solution which maintains design integrity for even the most advanced designs".
• Synopsys: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
