Visit the Adept Scientific web site
Click on the advert above to visit the company web site

Product category: Design and Development Software
News Release from: Synopsys | Subject: ARM-Synopsys Reference Methodology
Edited by the Electronicstalk Editorial Team on 07 March 2003

Reference methodology speeds the ARM
design race

Request your FREE weekly copy of the Electronicstalk email newsletter. News about Design and Development Software and more every issue. Click here for details.

The ARM-Synopsys Reference Methodology is a new integral part of all ARM synthesisable cores.

The ARM-Synopsys Reference Methodology is a new integral part of all ARM synthesisable cores The ARM-Synopsys Reference Methodology significantly streamlines the process used by ARM Partners to port synthesisable ARM microprocessor cores to their chosen technologies, by reducing the time required to harden and model the core from months to weeks

The new ARM11 core family, announced at the end of 2002, was the first synthesisable ARM core to be released with the ARM-Synopsys Reference Methodology fully integrated into the product.

All ARM synthesisable core families - the ARM7 family, the ARM9E family, the ARM10E family and the ARM11 family - have now been upgraded to include the ARM-Synopsys Reference Methodology as an integral part of the product.

"Providing a superior reference design flow is strategic to our business", said Simon Segars, Executive Vice President Engineering at ARM.

"When we enable ARM partners to do their own physical implementation starting from synthesisable ARM cores, we must provide proven methods for retaining compliance with our architecture in their implementation process.

Our ongoing collaboration with Synopsys is enabling us to maintain our target of ARM core use being as easy as deploying a compiled RAM cell, thereby giving our partners a significant market advantage".

The ARM-Synopsys Reference Methodology provides an efficient, proven route from the register transfer level (RTL) to GDSII, creating a core that is compliant with the ARM architecture, and which has the necessary models required to deploy it as a reusable component.

This "application specific" hardening enables ARM partners to benefit from the flexibility of a soft core while maintaining the predictability, performance and ease of deployment of a hard core.

"The ARM-Synopsys Reference Methodology takes full advantage of Synopsys' complete RTL-to-GDSII tool flow including, the new SoC test automation solution in Synopsys' DFT Compiler SoCBIST", said Rich Goldman, Vice President of Strategic Market Development at Synopsys.

"The key components of the ARM-Synopsys Reference Methodology - Design Compiler, Physical Compiler, Astro, and PrimeTime - are also the anchors of our recently announced Galaxy Design Platform.

We will continue working with mutual customers to accelerate their deployment of ARM's synthesisable cores".

The ARM-Synopsys Reference Methodology is available now from ARM, as an integral part of the latest release of each synthesisable core and supports the following Synopsys tools: Floorplan Compiler, HDL Compiler, DFT Compiler SoCBIST, Physical Compiler, DC Ultra, Power Compiler, Design Compiler, PrimeTime, DesignWare, TetraMAX, Formality, VCST and Astro.

The Reference Methodology is modular and based on standard interfaces allowing for the integration of complementary tools.

Synopsys: contact details and other news
Email this article to a colleague
Register for the free Electronicstalk email newsletter
Electronicstalk Home Page

Search the Pro-Talk network of sites

Visit the Adept Scientific web site