Product category:
Design and Development Software
News Release from: Synopsys | Subject: Discovery AMS
Edited by the Electronicstalk Editorial
Team on 26 September 2003
Verification platform gains mixed-signal
simulator
Discovery AMS is a new and comprehensive simulation solution claimed to deliver significant productivity improvements for analogue and mixed-signal verification.
Discovery AMS is a new and comprehensive simulation solution claimed to deliver significant productivity improvements for analogue and mixed-signal verification With Discovery AMS, designers can now, for the first time, create their entire design with Accellera's Verilog-AMS language, launch all simulations from a single integrated control environment, and efficiently use parasitic data for post-layout analysis
This article was originally published on Electronicstalk on 4 Apr 2007 at 8.00am (UK)
Related stories
Analogue and mixed signal verification for SOCs
An integrated analogue and mixed-signal verification tool for system-on-chip designs comprises FastSpice simulation, unified debug and visualisation, and tight integration with digital verification.
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.
Built on VCS' MX, NanoSim and HSpice, Discovery AMS delivers superior performance, capacity and accuracy for mixed-signal simulation compared with Spice-based solutions.
"Today our SoC chips contain large analogue and digital circuits as well as embedded memory blocks.
It is critical for us to verify such complexities accurately and in the shortest possible time to meet our tight development schedules", said Tamotsu Hiwatashi, Senior Manager, Planning Department, System LSI Design Division, Toshiba Corporation.
Further reading
Tensilica standardises on Physical Compiler
Tensilica has standardised on Synopsys Physical Compiler and developed a high-performance reference flow around Physical Compiler for its Xtensa V processor cores.
PCI core gets official seal of approval
In conjunction with IP 2001 Japan, Synopsys has announced the PCI Special Interest Group (PCI-SIG) certification of the DesignWare PCI-X MacroCell.
Power Compiler adds pushbutton power optimisation
Oki Semiconductor has added Power Compiler, Synopsys' pushbutton power optimisation tool for RTL and gate-level designs, to the set of Synopsys tools offered in Oki's advanced ASIC design kit.
"We adopted Synopsys' Discovery AMS for its comprehensive support of the analogue mixed-signal language, HSpice accuracy and its high capacity and performance for full-chip verification.
Discovery AMS reduces our simulation time by orders of magnitude over previous methods".
Discovery AMS offers a built-in simulation control engine that provides intuitive design partitioning, a single engine to launch simulation runs and a unified display of both analogue and digital signals.
This provides designers the flexibility, capacity and accuracy required during the design and verification phases.
HSpice, with foundry-certified device models, offers the simulation accuracy required when used with VCS during the design phase.
NanoSim, the industry-proven high-performance fast Spice simulator, coupled with VCS delivers unmatched simulation throughput during the verification phase.
Discovery AMS is tightly integrated with Synopsys' industry-leading Star-RCXT parasitic extraction solution to provide an efficient, hierarchical post-layout parasitic extraction and simulation flow.
This seamless integration provides significant performance advantages over traditional methods for post layout simulation.
"Discovery AMS brings together industry-leading simulation engines to become an integrated verification solution", said Bijan Kiani, Vice President of Marketing, Analog Mixed-Signal group at Synopsys.
"Discovery AMS is tightly integrated with Star-RCXT for efficient use of parasitic data, enabling our customers to meet their toughest mixed-signal verification objectives.
Synopsys worked with leading-dge analogue mixed-signal customers including Toshiba to provide further validation of our solution in this increasingly critical area".
The Discovery verification platform is a unified environment that provides high performance and efficiency of interaction among all platform components, including mixed-HDL simulation, mixed-signal, system-level verification, assertions, verification intellectual property, code coverage, functional coverage, testbenches and formal analysis.
Combined with SystemVerilog and Synopsys' design-for-verification methodology, the Discovery verification platform helps designers achieve higher levels of verification productivity by contributing to first-time silicon success within required project cycles.
• Synopsys: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
