Product category:
Design and Development Software
News Release from: Synopsys
Edited by the Electronicstalk Editorial
Team on 10 October 2003
More than 30 companies support
SystemVerilog
A new programme seeks to benefit mutual customers by advancing tool interoperability and the availability of IP using the Accellera SystemVerilog standard.
The SystemVerilog Catalyst Programme is open to electronic design automation (EDA) vendors, silicon and verification intellectual property (IP) companies, and training services providers to benefit mutual customers by advancing tool interoperability and the availability of IP using the Accellera SystemVerilog standard More than 30 companies are confirming their support for SystemVerilog at the programme's launch
This article was originally published on Electronicstalk on 19 Apr 2001 at 8.00am (UK)
Related stories
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.
Tensilica standardises on Physical Compiler
Tensilica has standardised on Synopsys Physical Compiler and developed a high-performance reference flow around Physical Compiler for its Xtensa V processor cores.
This broad industry support demonstrates the rapidly growing momentum for SystemVerilog adoption by leading design teams worldwide.
Corporate members of the SystemVerilog Catalyst Programme can gain early access to Synopsys' SystemVerilog-based tools, such as VCS and HDL Compiler, the front-end language compiler for Design Complier, for development and support of their respective SystemVerilog tools, IP and training products.
By participating in the SystemVerilog Catalyst Programme, member companies can help provide their customers with a more effective path to interoperability with Synopsys' SystemVerilog-based tools and Accellera SystemVerilog language.
Further reading
PCI core gets official seal of approval
In conjunction with IP 2001 Japan, Synopsys has announced the PCI Special Interest Group (PCI-SIG) certification of the DesignWare PCI-X MacroCell.
Power Compiler adds pushbutton power optimisation
Oki Semiconductor has added Power Compiler, Synopsys' pushbutton power optimisation tool for RTL and gate-level designs, to the set of Synopsys tools offered in Oki's advanced ASIC design kit.
Synthesis solution supports latest FPGAs
Synopsys has upgraded its FPGA synthesis solution: FPGA Compiler II and FPGA Express.
Current members are 0-In Design Automation, Alatek, Aldec, Aptix, Atrenta, Avery Design Systems, Axis Systems, Beach Solutions, BlueSpec, ChipVision, ControlNet, Doulos, Emulation and Verification Engineering (EVE), GDA Technologies, Interra Systems, InTime, Jasper Design Automation, Novas Software, nSys, Provis, Real Intent, Sequence Design, SiConcepts, Silicon Interfaces, Spike Technologies, Summit Design, Sunburst Design, Sutherland HDL, SynaptiCAD, Tenison, Tera Systems, Tharas Systems, TNI-Valiosys, TransEDA, VeriEZ, Verific, Verifica, Veritable, Veritools, Willamette HDL, and WSFDB Consulting,.
"SystemVerilog's enhanced design and verification capabilities are well positioned to deliver significant productivity and design quality benefits to the electronic design industry", said Aart de Geus, Chairman and Chief Executive Officer at Synopsys.
"Synopsys has a strong history of supporting open standards and is launching the SystemVerilog Catalyst Programme to help ensure that our customers enjoy the benefits of SystemVerilog, including increased tool and IP interoperability.
We look forward to working with current and future members of the SystemVerilog Catalyst Programme on this joint effort".
"ARM welcomes this move by Synopsys to make its SystemVerilog-based tools more open and accessible to the design community", said Simon Segars, Executive Vice President of Engineering at ARM.
"ARM is actively working with Synopsys to ensure that our IP is well placed to support our partners who wish to take advantage of the benefits offered by this important new language".
"0-In is actively supporting Accellera standards.
Many of 0-In's leading customers are moving to SystemVerilog to take advantage of new design constructs", stated Steven D White, President and CEO of 0-In Design Automation.
"Release V2.1 of 0-In's Assertion-Based Verification Suite, available in Q4, will have support for the most important SystemVerilog design constructs and we will add support for SystemVerilog assertions in early 2004.
We are working closely with Synopsys to ensure our combined products provide the highest possible value to our customers".
"Axis Systems continues to promote the standardisation of SystemVerilog to leverage the ability to accelerate testbench and assertions for our leading Design Team Emulation products", said Mike Tsai, President and Chief Executive Officer at Axis Systems.
"The SystemVerilog Catalyst Programme will enable a tighter link to development with Synopsys' tools to provide a more complete design and verification flow for our mutual customers".
"Novas has extended its unified debug automation platform to support SystemVerilog design, verification, and assertion capabilities, allowing for the fast detection and repair of complex design problems", stated Scott Sandler, President and CEO at Novas Software.
"We're excited to be partnering with Synopsys and other leading EDA companies to deliver interoperable tools supporting the SystemVerilog standard, to accelerate our customers' schedules".
• Synopsys: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
