Visit the National Instruments web site

Design and verification for new 90nm process

A Synopsys product story
Edited by the Electronicstalk editorial team May 26, 2004

Synopsys Galaxy design and Discovery verification platforms have been verified for the new 90nm process platform common to both IBM and Chartered Semiconductor Manufacturing.

Synopsys Galaxy design and Discovery verification platforms have been verified for the new 90nm process platform common to both IBM and Chartered Semiconductor Manufacturing.

Using Artisan Components' 90nm Sage-X standard cell libraries, Synopsys has verified the complete design process from RTL through GDSII verification, demonstrating the ability of the Galaxy and Discovery platforms to address the full range of 90nm design challenges.

Synopsys Professional Services performed the validation of the Galaxy and Discovery platform tools with the Artisan libraries as part of the IBM-Chartered cross-foundry design enablement programme.

The Galaxy design platform allows semiconductor designers to implement complex high-performance 90nm designs into a single GDSII representation that could be manufactured at either IBM or Chartered.

The combination of robust design and verification platforms, multiple libraries, and multiple-source manufacturing provides circuit designers a unique combination of design capability, flexibility and worldwide support.

"Building on the 130 nanometre reference flows we developed, Synopsys has worked with IBM, Chartered and Artisan to create a new flow addressing the challenges of 90 nanometre design".

"The fact that Synopsys Professional Services could exercise the entire flow using a standard cell block in only two days is testament to the effectiveness of the Galaxy and Discovery platforms and the maturity of the Synopsys flow", said Glenn Dukes, Vice President of Synopsys Professional Services.

"The ability to quickly transform RTL into a fully validated GDSII is key, but coupling this with the ability to take this GDSII to multiple foundries creates significant new strategic options for designers".

The Synopsys solution spans implementation, verification and IP, providing a complete integrated approach to the design of complex high performance 90nm digital devices.

The Galaxy design platform tightly links Design Compiler) logic synthesis, JupiterXT design planning, Physical Compiler physical implementation, Astro signal integrity and design-for-manufacturing (DFM) aware detailed placement and routing, and PrimeTime signoff timing analysis through the Milkyway database, increasing accuracy and consistency throughout the design process and reducing the number of design iterations.

The Artisan libraries provide three voltage threshold levels, allowing Power Compiler to simultaneously optimise performance, area, switching and leakage power with the optimal mix of cells and voltage threshold levels.

The singe-pass test synthesis and comprehensive DFT rule checks are supported through DFT Compiler, while manufacturing test pattern generation supporting both stuck-at and delay faults and failure diagnosis is supported by TetraMax.

Final design signoff is supported by PrimeTime SI, Star-RCXT and Hercules using technology files available from IBM or Chartered.

The Discovery verification platform provides multilanguage functional verification through VCS and Formality for equivalence checking.

HSpice is also supported using models available from IBM or Chartered.

A broad range of DesignWare implementation and verification IP is also supported for further productivity gains.

"IBM and Synopsys have a well-established history of working together to deliver design capabilities for IBM's advanced technologies", said Tom Reeves, Vice President of Semiconductor Products and Solutions at IBM.

"Synopsys is providing a comprehensive and consistent implementation solution addressing 90 nanometre issues that will enable designers to maximise the inherent advantages of the IBM-Chartered common process platform".

"Addressing the complex issues of 90 nanometre design requires complete, leading-edge solutions from functional verification through physical implementation and physical verification", said Kevin Meyer, Vice President of Worldwide Marketing and Services at Chartered.

"Synopsys' Galaxy and Discovery platforms provide these leading-edge capabilities in a comprehensive fashion, thereby reducing the time to high volume manufacturable silicon".

"This common reference flow allows designers to take full advantage of the design portability and flexible sourcing that Chartered and IBM have established through our common process platform".

Not what you're looking for? Search the site.

Back to top Back to top

Contact Synopsys

Related Stories

Contact Synopsys

 

Newsletter sign up

Request your free weekly copy of the Electronicstalk email newsletter ...

Visit the National Instruments web site

Search by company

A Pro-talk Publication

A Pro-talk publication