Product category:
Design and Development Software
News Release from: Synopsys
Edited by the Electronicstalk Editorial
Team on 31 March 2006
Sequans standardises on RTL verification
Sequans Communications has adopted key components of the Synopsys Discovery Verification Platform to establish a leading-edge chip verification process.
Sequans Communications, a fabless semiconductor company that develops end-to-end standards-based silicon for broadband wireless access, has adopted key components of the Synopsys Discovery Verification Platform to establish a leading-edge chip verification process Sequans has standardised on the Synopsys VCS comprehensive RTL verification solution, System Studio for algorithm design and system-level verification and the Formality formal equivalence checker to ensure consistency between RTL and chip implementations
This article was originally published on Electronicstalk on 19 Apr 2001 at 8.00am (UK)
Related stories
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.
Tensilica standardises on Physical Compiler
Tensilica has standardised on Synopsys Physical Compiler and developed a high-performance reference flow around Physical Compiler for its Xtensa V processor cores.
Sequans has successfully released basestation and Subscriber Station chips, compliant with the IEEE802.16-2004 standard.
Both chips were developed in record time, and Synopsys' tools helped minimise risks and delays.
Sequans plans to release its chips for the mobile WiMAX/WiBro market and is using Synopsys tools to help ensure the best time to market schedule.
"We selected Synopsys for our verification needs because they provide a complete solution from algorithm design to implementation", said Bertrand Debray, Sequans Vice-President of Engineering.
"It is important to us that an electronic system-level (ESL) tool for algorithm design and analysis be linked closely with the RTL verification process".
"Synopsys provides this connection with its well-integrated combination of System Studio and the VCS solutions".
"In addition, the Formality formal equivalency checking process ensures that our RTL is consistent with our final ASIC implementations".
"Synopsys' Discovery Verification Platform is the industry's leading system, RTL and gate-level verification solution".
"The VCS solution's integrated high-performance testbench-based verification environment is ideal for verifying complex chips in the rapidly growing WiMAX space", said George Zafiropoulos, Vice President of Marketing, Verification Group, Synopsys: "This integration, when combined with our Reference Verification Methodology (RVM), yields a complete, high-performance process for verifying the industry's largest and most complex chips".
• Synopsys: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
