Product category:
Design and Development Software
News Release from: Synopsys | Subject: VCS
Edited by the Electronicstalk Editorial
Team on 07 July 2006
Verification suite speeds video kit to
market
Ross Video has successfully completed and shipped a major project using Synopsys' VCS verification solution to enable faster time to market and higher verification predictability.
Ross Video, a provider of video production equipment, has successfully completed and shipped a major project using Synopsys' VCS verification solution and its SystemVerilog Native Testbench (NTB) capability to enable faster time to market and higher verification predictability Ross used VCS NTB together with the Verification Methodology Manual (VMM) for SystemVerilog to accelerate the verification schedule of a complex video-processing integrated circuit (IC) that implemented the Warp MD feature in its Synergy MD Series family of multidefinition production switchers
This article was originally published on Electronicstalk on 1 Oct 2001 at 8.00am (UK)
Related stories
Verilog simulator gains verification capabilities
VCS 6.0.1 is the latest release of the industry's highest performance Verilog simulator from Synopsis.
Upgrade boosts verification performance
Synopsys has integrated its Vera and VCS tools to boost verification performance.
"Our previous verification methodology relied heavily on the use of hand-written directed tests, followed by extensive lab debug of FPGA prototypes", said Simon Lacroix, hardware developer at Ross Video.
"For the Warp MD project, we needed a new verification methodology to handle the increased complexity of the design".
"We ramped up quickly on SystemVerilog with VCS NTB and used the VMM to help us create a well-structured, scalable testbench environment".
Further reading
Triple the performance from latest simulators
Synopsys has unveiled the latest releases of its VCS Verilog simulator, VCS 6.1, and its high-performance Scirocco VHDL simulator, Scirocco 2001.10.
Simulator supports latest standardised Verilog
The latest release of the Synopsys VCS Verilog simulator, VCS 6.2, now supports the Verilog-AMS language through a technology platform called VCS DirectAMS.
Observed coverage boosts smart SoC verification
Synopsys reckons VCS 7.0 is the first comprehensive smart verification solution to address increasing SoC verification challenges.
"The move to SystemVerilog with VCS NTB and the VMM methodology enabled our verification project to be completed a full month ahead of an already aggressive schedule".
"Deciding to use the VMM was the best thing we could have done".
For previous projects, engineers at Ross Video used directed tests combined with C/C++ models of video-processing algorithms to test their designs.
Although this approach verified the video data path well, it did not provide high coverage of control logic.
This meant that control bugs had to be diagnosed in a lab environment on FPGA prototypes - a multiday process that was often repeated many times on different design iterations.
The iterative nature of this lab-based diagnosis process greatly reduced the predictability of verification schedules.
The Warp MD design included significantly more complex control logic, and thus presented both new challenges and new opportunities to the verification team.
Although they had not used constrained-random verification previously, the team had studied the approach and knew that it promised to be the ideal way to address the verification challenge of the new design.
After an extensive evaluation to find the best verification language, tools and methodology, the engineers at Ross Video decided to use SystemVerilog for testbench automation with VCS NTB and to follow the VMM methodology.
They determined that the VMM provided a clean, modular and elegant approach to verification and that it could be quickly deployed.
The Ross Video team quickly created a robust verification environment utilising the VMM's built-in self-checking, scenario generation, transaction-level channels, transactors and messaging services.
They also made extensive use of SystemVerilog assertions (SVA), both custom-written and selected from the Synopsys SVA assertion-checker library.
One of the most valuable features of the resulting environment was the VMM's standardised messaging service.
This service provided the team with a standard means of generating, formatting and filtering messages that enabled both design and environment issues to be quickly diagnosed without having to use the waveform viewer.
Several of the bugs found with the new environment were in very complex arbitration logic that would have required extensive lab debug resolution time had a purely directed-test approach been used.
In the end, the VMM helped to make the verification process more predictable and helped the team finish verification ahead of schedule.
"VCS solution support for SystemVerilog and the VMM methodology enables both new users and experts to dramatically increase verification productivity and shorten chip development schedules", said George Zafiropoulos, Vice President of Marketing, Verification Group at Synopsys.
"Ross Video's success with the VCS solution, SystemVerilog and the VMM shows that it is possible to move to the next level in verification productivity and predictability while meeting or beating tough tape-out schedules".
• Synopsys: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
