Product category:
Design and Development Software
News Release from: Synopsys | Subject: VMM Planner, VMM Applications, and VMM Automation
Edited by the Electronicstalk Editorial
Team on 07 March 2007
Three additional cards for VMM tester
Three additional components to the VMM methodology, comprising VMM Planner, VMM Applications, and VMM Automation help development teams to define, measure and achieve verification objectives.
Synopsys has added three new components to its VMM methodology, namely VMM Planner, VMM Applications, and VMM Automation to enable product development teams to more effectively define, measure and achieve their verification objectives VMM Planner enables managers to systematically plan and track verification progress to increase verification visibility and predictability; VMM Applications reduce testbench creation time by allowing architects to quickly construct more effective verification environments; and VMM Automation improves the productivity of engineers developing and using advanced testbenches
This article was originally published on Electronicstalk on 19 Apr 2001 at 8.00am (UK)
Related stories
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.
Tensilica standardises on Physical Compiler
Tensilica has standardised on Synopsys Physical Compiler and developed a high-performance reference flow around Physical Compiler for its Xtensa V processor cores.
Verification planning and tracking are often ad-hoc processes, based on a collection of spreadsheets, documents, reports, log files and emails.
This often results in incomplete or inaccurate assessments of the true status of verification and increases the risk of unexpected delays in verification closure.
VMM Planner addresses this challenge by enabling verification teams to systematically capture a feature hierarchy of the design to be verified, together with associated coverage, test, ownership and schedule data, as an executable verification plan.
Further reading
PCI core gets official seal of approval
In conjunction with IP 2001 Japan, Synopsys has announced the PCI Special Interest Group (PCI-SIG) certification of the DesignWare PCI-X MacroCell.
Power Compiler adds pushbutton power optimisation
Oki Semiconductor has added Power Compiler, Synopsys' pushbutton power optimisation tool for RTL and gate-level designs, to the set of Synopsys tools offered in Oki's advanced ASIC design kit.
Synthesis solution supports latest FPGAs
Synopsys has upgraded its FPGA synthesis solution: FPGA Compiler II and FPGA Express.
VMM Planner extracts and rolls up a variety of verification results such as code and functional coverage, formal and dynamic assertions, and test pass/fail data, into an annotated plan that can be shared as an accurate, objective and transparent assessment of verification progress.
"The VMM Planner is an important addition to Synopsys' VMM solution, addressing the critical need of chip development teams to have a systematic way of capturing and tracking verification progress", says Randy Mullin, Director of Verification at Tundra Semiconductor.
"The VMM Planner will provide full verification transparency to the chip development team, enabling key milestones to be measured, issues to be quickly identified, and the overall process to become more predictable".
VMM Applications provide a collection of high-level functions to further reduce testbench creation time for commonly used design elements, including registers and memories.
These new applications are built on the VMM Standard Library, a set of generic building-blocks defined in the Verification Methodology Manual for SystemVerilog.
The initial set of VMM Applications includes: Register Abstraction Layer to quickly and easily manage verification of thousands of chip configuration registers with automatically-generated tests; Hardware Abstraction Layer to create VMM testbenches that can be quickly configured to target simulation or hardware-assisted verification platforms; Reusable Environment Composition enables the creation of verification subsystems that can be reused without modification at the system level; and Memory Allocation Manager to test for potential memory buffer content and address bugs.
"We have seen large verification productivity gains using the Synopsys VMM methodology", says Tim Houlihan, Verification Manager at Cypress Semiconductor.
"We used the VMM Register Abstraction Layer application on our West Bridge Antioch chip and saved two months of effort over a traditional ad-hoc register verification approach".
"The built-in bit-bash tests were especially helpful in the reverification required after register set changes".
"The VMM Hardware Abstraction Layer application provides an easy-to-use, high-bandwidth means to connect advanced testbenches to high-performance accelerators and emulators", says Lauro Rizzati, General Manager of Eve USA.
"By using the Hardware Abstraction Layer's transaction-level interface between the Eve ZeBu emulator and Synopsys' VCS solution we were able to achieve data transfer rate of more than 500Mbit/s data transfer rate".
VMM Automation provides a variety of methodology automation tools and features to improve the productivity of verification users.
The VMM SystemC transaction level interface provides a high-performance interface between VMM testbenches and SystemC reference models.
The VMM Compliance Checker analyses verification environments against the rules and guidelines from the Verification Methodology Manual for SystemVerilog, providing an easy means to help ensure interoperable and reusable verification components.
"A proven, robust methodology continues to be a key requirement for engineers to realise the power of SystemVerilog for verification" says Manoj Gandhi, Senior Vice President and General Manager of Synopsys' Verification Group.
"Synopsys' is extending the proven VMM methodology with the latest addition that enables chip developers to efficiently define, measure and achieve their verification objectives".
VMM Planner, VMM Applications and VMM Automation will be a part of Synopsys' VCS functional verification solution and Pioneer-NTB testbench automation tool.
VMM Planner and VMM Applications are available now in beta; VMM Automation tools will become available over the next 12 to 24 months.
• Synopsys: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
