Product category:
Design and Development Software
News Release from: Synopsys | Subject: Library Compiler
Edited by the Electronicstalk Editorial
Team on 09 April 2007
Updates released for library compiler
A new set of features in Library Compiler will enable current source library validation, correlation, compaction and model translation all with near HSPICE simulation accuracy.
Synopsys has released significant new technology updates to its Library Compiler solution, designed to assure high-quality current source libraries while reducing characterisation cost A new set of features in Library Compiler will enable current source library validation, correlation, compaction and model translation all with near HSPICE simulation accuracy
This article was originally published on Electronicstalk on 19 Apr 2001 at 8.00am (UK)
Related stories
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.
Tensilica standardises on Physical Compiler
Tensilica has standardised on Synopsys Physical Compiler and developed a high-performance reference flow around Physical Compiler for its Xtensa V processor cores.
"The long standing collaboration between ARM and Synopsys has enabled continuous availability of high-quality IP models for our mutual customers", said Herb Gebhart, Director of Product Marketing, Physical IP, ARM.
"To expand availability of CCS views, ARM works with Synopsys on validation and correlation automation using Library Compiler technology".
"An automated flow enables a consistent and streamlined delivery of high-quality views".
Further reading
PCI core gets official seal of approval
In conjunction with IP 2001 Japan, Synopsys has announced the PCI Special Interest Group (PCI-SIG) certification of the DesignWare PCI-X MacroCell.
Power Compiler adds pushbutton power optimisation
Oki Semiconductor has added Power Compiler, Synopsys' pushbutton power optimisation tool for RTL and gate-level designs, to the set of Synopsys tools offered in Oki's advanced ASIC design kit.
Synthesis solution supports latest FPGAs
Synopsys has upgraded its FPGA synthesis solution: FPGA Compiler II and FPGA Express.
"In order to get the best accuracy from PrimeTime, the industry's golden sign off tool, designers need high-quality library models", said Jim McCanny, Chief Executive Officer at Altos Design Automation.
"Using the new Library Compiler technology, we've worked with Synopsys to do closed loop validation and correlation of CCS timing and noise libraries generated with Altos Liberate".
"We are seeing excellent accuracy correlation between PrimeTime and HSPICE simulation to within 2%".
"Current source models address key nanometer modeling needs and are becoming crucial at 65nm and below", said Ken Liou, Director of the IP and Design Support Division at UMC.
"These new models require efficient quality assurance to ensure that they deliver the best results when used in EDA applications".
"We have worked closely with Synopsys to automate the validation and correlation of our CCS libraries using the new Library Compiler features and have experienced highly accurate results".
"As a semiconductor industry trusted IP partner, Virage Logic is committed to delivering the highest quality semiconductor IP to our customers which includes validated EDA tool views", said Mary Ann White, Director of Business Development at Virage Logic.
"Through adoption of the core checking capabilities that will be available in Library Compiler, we will be able to broaden our support to include quality CCS timing and noise views in our advanced process technology IP products".
Current source modeling is a key technology that significantly increases library accuracy by modeling new effects that have emerged at the 65nm and below process technologies.
Widespread adoption of this modeling technology has been hindered by the lack of library quality assurance tools, a multifold increase in data size, and multiple standards.
To address these challenges, Synopsys enhanced Library Compiler to include a suite of library quality assurance, compaction, merging, scaling and model translation functions.
Using the open source Liberty Composite Current Source (CCS) models, these new Library Compiler capabilities give library developers unsurpassed flexibility in delivering verified libraries at scaled voltage or temperature corners for tool flows from multiple vendors.
Library Compiler helps assure high-quality CCS models for end users by performing automated validation and closed loop correlation checking between the two industry "gold standards" for accuracy, the Synopsys PrimeTime sign off solution and the HSPICE simulator.
Library Compiler can also create legacy nonlinear delay models or other third-party current source models from CCS models, since they are a universal superset.
"At 65nm and below, customers have tried to address new nanometer effects by characterising more library corners and increasing guard band margins", said Ahsan Bootehsaz, Vice President of Research and Development, Synopsys Implementation Group.
"Synopsys introduced CCS modeling technology to help customers address these modeling challenges without increasing cost".
"The new Library Compiler capabilities allow customers to take full advantage of current source modeling technology without worrying about format standards, library quality assurance or data size".
• Synopsys: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
