Product category:
Design and Development Software
News Release from: Synopsys | Subject: Proteus
Edited by the Electronicstalk Editorial
Team on 18 June 2007
Measurement link aids optical proximity
correction
Design for manufacturing interface helps customers to develop faster, more accurate and predictive OPC models for advanced 45nm and beyond technologies.
Synopsys and Hitachi High-Technologies Corp have developed a seamless link between Hitachi High-Tech's DesignGauge design data measuring system and Synopsys' Proteus optical proximity correction (OPC) solution Focused on incorporating manufacturing-aware metrology data into design, this common design for manufacturing (DFM) interface helps mutual customers to develop faster, more accurate and predictive OPC models for advanced 45nm and beyond technologies
This article was originally published on Electronicstalk on 26 Feb 2004 at 8.00am (UK)
Related stories
Optical proximity correction software runs faster
Synopsys has significantly improved the performance of its Proteus optical proximity correction software through its distributed processing capability on the Intel Xeon architecture.
OPC software optimised for Intel Core servers
Optical proximity correction (OPC) software has achieved substantial processor and memory improvements when optimised for and deployed on Intel Core microarchitecture-based server products.
Moreover, Proteus customers can achieve higher OPC model predictability and reduced model-building cycle time.
As process geometries continue to shrink to 45nm and beyond, the ability to deliver accurate OPC models that meet the stringent critical-dimension (CD) error budget across the process window plays an increasingly critical role in accelerating mask time-to-yield.
Process window models must account for the wide range of process variation and complex two-dimensional (2D) structures.
Further reading
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.
Tensilica standardises on Physical Compiler
Tensilica has standardised on Synopsys Physical Compiler and developed a high-performance reference flow around Physical Compiler for its Xtensa V processor cores.
This becomes even more important with the use of multiple resolution enhancement techniques (RETs) for advanced semiconductor manufacturing.
The automated algorithmic link between DesignGauge, the application system for CD scanning electron microscopy (CD-SEM), and Proteus OPC for preprocessing OPC model building data allows Proteus customers to seamlessly obtain a large sampling of metrology data to account for process variations across the entire process window.
This new functionality is available in the latest production release of Proteus.
"Working with a DFM world leader like Synopsys is invaluable in helping us to provide enhanced OPC modelling performance for our customers", says Aritoshi Sugimoto, General Manager, Marketing and Planning Division, Semiconductor Equipment Business Group, Hitachi High-Technologies.
"The accuracy and predictability of OPC models can be significantly improved by incorporating our unique DesignGauge CD-SEM data into the Proteus OPC tool".
"Proteus OPC has been in production for 10 years over seven consecutive technology nodes, delivering software performance improvement year over year".
"Combining leading-edge metrology information from Hitachi High-Tech with Proteus mask-synthesis data sharpens OPC model accuracy and predictability at 45 nanometres and beyond", said Anantha Sethuraman, Vice President of Marketing, Design for Manufacturing, Synopsys.
"The result will be that customers are better able to achieve their model production and yield goals, ultimately reducing their overall cost of ownership".
• Synopsys: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
