Product category:
Design and Development Software
News Release from: Synopsys | Subject: Unified Power Format
Edited by the Electronicstalk Editorial
Team on 22 January 2008
EDA tools standardise on Unified Power
Format
Standard enables users to create a consistent description of the low power design intent for use by EDA tools for design and verification of today's low power ICs.
Magma Design Automation, Mentor Graphics Corporation and Synopsys are now delivering low power EDA tools based on the Accellera-developed Unified Power Format standard, UPF 1.0 This includes a broad range of implementation and verification products from the three companies
This article was originally published on Electronicstalk on 3 Apr 2007 at 8.00am (UK)
Related stories
Software verifies low-power features in new chips
Software ensures compliance with the widely supported Unified Power Format (UPF) 1.0 Accellera standard.
Synopsis adds crosstalk analysis to timing tool
Synopsys has extended its PrimeTime static timing analysis product to address the challenge of detecting and resolving crosstalk on SoC designs at 0.18 micron and below.
This new UPF product support further enhances key low power capabilities in the companies' tools while expanding industry interoperability, especially when compared with other available options.
The three companies will present at an Accellera UPF Update during the System Design Forum 2008 at the EDS Fair in Yokohama, Japan on 24th January 2008.
This session will focus on the benefits of UPF for low power flows and tool interoperability.
Further reading
Tensilica standardises on Physical Compiler
Tensilica has standardised on Synopsys Physical Compiler and developed a high-performance reference flow around Physical Compiler for its Xtensa V processor cores.
PCI core gets official seal of approval
In conjunction with IP 2001 Japan, Synopsys has announced the PCI Special Interest Group (PCI-SIG) certification of the DesignWare PCI-X MacroCell.
Power Compiler adds pushbutton power optimisation
Oki Semiconductor has added Power Compiler, Synopsys' pushbutton power optimisation tool for RTL and gate-level designs, to the set of Synopsys tools offered in Oki's advanced ASIC design kit.
The UPF standard enables end users to create a consistent, succinct, unified description of the low power design intent for use by EDA tools offering advanced features for design and verification of today's low power ICs.
This benefits designers in two key ways.
First, UPF supports integrated low power design flows from RTL to silicon, enabling consistent low power design intent to be applied and used throughout the flow.
Secondly, the UPF standard enables interoperability, so tools from over two thirds of the EDA marketplace can be used together utilising the same low power methodology and design specifications.
"It is good news that such a broad selection of tools is now supporting UPF", says Hartmut Hiller, Senior Director, Design Methodology at Infineon Technologies.
"This milestone allows us to begin our UPF evaluations and hopefully the fast application for our world-class low-power product portfolio".
"Power management is a key challenge for all leading edge chip designs, whether they are targeted for wireless consumer devices or large compute servers plugged into the wall", says Kam Kittrell, General Manager of Magma's Design Implementation Business Unit.
"It's not sufficient for each EDA tool to handle these challenges individually - all the tools that make up the design environment, including implementation, verification and analysis, must do so in a consistent manner".
"UPF enables tool interoperability, allowing effective specification and power management across the entire design tool spectrum, and brings tremendous value to the design community".
"UPF came about from the low power design industry's challenge to Accellera to define an open, inclusive low power design format", says Stephen Bailey, Functional Verification Product Marketing Manager at Mentor Graphics.
"Mentor Graphics and the EDA industry have embraced the UPF standard and are now delivering on the promise of design tool interoperability in low power design flows and the portability of low power design data".
"The level of interest in UPF based solutions portend a bright future for this new standard".
"The UPF Standard represents a win/win/win for industry interoperability and co-operation", says Rich Goldman, Vice President of Strategic Market Development at Synopsys.
"Design teams win from better low power flows and greater tool interoperability, EDA vendors win from a consistent Accellera/IEEE standard and the world wins from chips that consume far less energy".
"Through low power design, electrical engineers will be a major contributing factor in helping the world resolve its climate change challenges, and the EDA industry will help them get there".
A number of EDA tools from a broad range of companies support UPF today.
More specific information about product support for UPF can be obtained from each company.
• Synopsys: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
