Product category:
Design and Development Software
News Release from: Synopsys | Subject: IC Compiler
Edited by the Electronicstalk Editorial
Team on 19 March 2008
Place and route software works down to
45nm
Qualification brings the advantages of 45nm technology to a broader community of IC designers.
The Synopsys IC Compiler has been qualified and is now available for designs targeting TSMC's latest 45nm process The qualification by TSMC offers designers an assured path to design rule correct physical implementation
This article was originally published on Electronicstalk on 20 Feb 2006 at 8.00am (UK)
Related stories
Place-and-route system helps ST tape out at 65nm
STMicroelectronics used the IC Compiler place-and-route system to successfully tape out the ultra-low-power version of its Nomadik multimedia processor.
Place-and-route software speeds production flow
STARC has adopted IC Compiler, Synopsys' next-generation place-and-route solution, in its newly released STARCAD-21 V3.0 production flow.
Multiple 45nm designs using IC Compiler with TSMC technology are already underway.
The IC Compiler qualification validates compatibility with TSMC's process technology requirements.
"We have worked closely with Synopsys across the board for 45nm readiness", says ST Juang, Senior Director of Design Infrastructure Marketing at TSMC.
"We recently announced the qualification of Synopsys' Star-RCXT parasitic extraction solution showing silicon-validated advanced modelling of key process variation effects at 45nm and are now adding IC Compiler routing to the list of tools that have completed our qualification criteria".
IC Compiler is Synopsys' technology-leading, comprehensive place and route solution in broad use today across a wide range of end user applications and technology nodes.
TSMC's qualification focuses on adherence to routing rules, which are one of the biggest variants in the transition from one silicon technology to another.
The qualification process validates routing across multiple 45nm test cases with utilisation up to 85%.
The router must obey design for manufacturability (DFM) constraints, such as double via cuts, and must produce a 100% design rule correct result, validated by the signoff physical verification technology employed by TSMC.
"In a 2007 survey of Synopsys users, 27% of the respondents indicated their next design will target 45nm technology", says Saleem Haider, Senior Director of Physical Design and Verification Marketing at Synopsys.
"Anticipating the coming transition, Synopsys' R and D group has been working with industry leaders in 45nm design for several years, and today a high percentage of 45nm tapeouts worldwide are driven by Synopsys' physical design technology".
"TSMC's qualification of IC Compiler for their 45nm process is a key success in a string of achievements, and brings the advantages of 45nm technology to a broader community of IC designers".
• Synopsys: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
