Product category:
Design and Development Software
News Release from: Altium | Subject: Service Pack 2 for Nexar
Edited by the Electronicstalk Editorial
Team on 12 November 2004
Low-RISC approach to 32bit system
development
Altium's Service Pack 2 for Nexar will include a new 32bit FPGA-based RISC processor that will greatly simplify the development of 32bit systems for FPGA implementation.
Service Pack 2 for the Nexar FPGA-based system design software will include a new 32bit FPGA-based RISC processor that will greatly simplify the development of 32bit systems targeted for FPGA implementation and take the risk out of migrating systems to the 32bit domain The processor has been specifically designed to minimise the complications and complexity usually associated with 32bit system design
This article was originally published on Electronicstalk on 14 Mar 2001 at 8.00am (UK)
Related stories
Tools speed 56K DSP designs to market
Tasking has announced the immediate availability of the Tasking DSP56xxx Tool Suite V3.0, featuring advanced debugging capabilities and a new integrated development environment.
XA tool suite uses Safer C for robust code
Tasking says its XA Tool Suite V4.0 has enhanced easy/expert configuration modes that simplify the learning curve for novices, while offering low-level control for the more experienced.
Dubbed the TSK3000, the RISC processor is internally based on the Harvard architecture, but features a simple memory structure and hardware-based vectored interrupt handling to make coding simpler.
Interfacing to the processor is also simplified by the provision of separate bus interfaces for connecting memories and peripherals.
A user-configurable, fast on-chip memory system improves performance and simplifies memory system design.
Further reading
Tasking supports yet more 8051 variants
Available now, the Tasking 8051 Tool Suite V6.0 has enhanced debugging and a simplified development environment that eases design of next-generation intelligent control.
System debugs multivendor multiprocessor designs
Tasking reckons its new Multicore debug system is the first-ever vendor-independent multicore debugging technology.
Toolset makes more of MCU memory
V7.5 of the Tasking C166/ST10 toolset delivers advanced automated memory utilisation for the complete range of C166/ST10 derivatives.
The TSK3000 uses the open-standard Wishbone "system-on-chip interconnect" bus to allow system designs to be used on any target FPGA families with no licensing issues.
A large selection of Wishbone peripherals is supplied with the Nexar design system.
As with all Nexar processors and FPGA-based components, the TSK3000 is supplied presynthesised for a wide variety of target devices.
This means the device can be easily incorporated into a system design at the block level, eliminating the need to manually instantiate the core in HDL and greatly simplifying the core's use in FPGA-based systems.
It also enables the core to be used with any FPGA device of suitable capacity supported by the Nexar design system, giving engineers a completely device and FPGA vendor-independent 32bit system hardware platform.
Service Pack 2 for Nexar will also see the addition of full embedded software development support for the TSK3000, with a highly-optimising C compiler based on Altium's Tasking Viper compiler framework, as well as a fully integrated assembler, profiler and source-level debugger.
"The primary design goal for the TSK3000 was to bring the power of 32bit RISC processors to FPGA-based system design, while keeping the ease of use and simplicity of traditional board-level 8bit system design?, said Nick Martin, founder and Joint CEO of Altium.
"By integrating our Viper embedded software development tools for the TSK3000 with Nexar's hardware design capabilities, we've made true FPGA codesign not only possible, but easy to do?.
Altium's Nexar design software allows the interactive development of complete systems, including processor-based designs, on an FPGA platform.
The Nexar design methodology - LiveDesign - enables real-time communication with active devices in the circuit, such as FPGA-based processors and virtual instruments, that are running inside the target FPGA.
Nexar integrates with Altium's NanoBoard, a versatile FPGA development board that features swappable target devices and acts as a nano-level breadboard to allow interactive, 'live' development and debugging of systems without the need for simulation at the system level.
This can significantly shorten system development time.
The device-independent nature of the TSK3000 and the recent release of a number of new high-end daughter boards for the NanoBoard means system designers can use Nexar to take full advantage of the latest developments in FPGA device technology to deploy high-performance 32bit systems running within a programmable device.
"This release marks a major milestone for the Nexar system?, said Martin.
"Engineers can now apply our LiveDesign methodology to the development of sophisticated 32bit systems implemented inside a programmable platform, with significant benefits to design time and ease of system development and implementation?.
The TSK3000 processor will be available from 1st December 2004 with the release of Service Pack 2, and will be included in new Nexar licences at no extra cost.
Nexar is priced at Eur 7995 for a new licence.
A unified Nexar-Protel 2004 software license is also available, providing complete FPGA-PCB systems development, and is priced at Eur 9995.
Protel 2004 users can upgrade their existing licence to this system from Eur 2995.
Altium's NanoBoard is priced at Eur 995 and is currently delivered with two daughterboards included - the Xilinx Spartan-IIE 300 and the Altera Cyclone 12.
A wide range of additional daughterboards are also available.
For developers wanting to evaluate Nexar, LiveDesign evaluation kits are now available and prices start from Eur 49.
• Altium: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
