Product category:
Intellectual Property Cores
News Release from: Tensilica
Edited by the Electronicstalk Editorial
Team on 06 May 2008
Partnership targets high-end computing
Tensilica and the Lawrence Berkeley National Laboratory's supercomputing collaboration aims to make "exascale systems"feasible and cost-effective.
Tensilica and the US Department of Energy's Lawrence Berkeley National Laboratory have launched a collaboration programme to explore new design concepts for energy-efficient high-performance scientific computer systems The joint effort is focused on novel processor and systems architectures using large numbers of small processor cores, connected with optimised links and tuned to the requirements of highly-parallel applications such as climate modelling
This article was originally published on Electronicstalk on 30 Mar 2005 at 8.00am (UK)
Related stories
Top score posted for licensable processor core
Tensilica has announced that it has posted the highest score ever recorded for a licensable processor core, and the highest absolute score ever published for any processor on EEMBC.
Configurable processors enable latest DSL design
UpZide is to develop a reference design using multiple Xtensa LX processors from Tensilica to implement the VDSL2 standard.
These demanding scientific problems require 100 to 1000 times higher computation throughput than today's high-end computing installations, but conventional systems require so much electricity, generate so much heat and require such complex physical installations that the costs would be prohibitive.
This collaboration in application-directed supercomputing aims at making "exascale systems" (up to one quintillion floating point operations per second) feasible and cost-effective.
"Our studies show that energy costs make current approaches for supercomputing unsustainable", said Horst Simon, Associate Laboratory Director, Computing Sciences for Berkeley Lab.
Further reading
Optimised core jumps the queue to top benchmark
Tensilica has claimed the highest score ever reported on the Networking Version 2.0 benchmark suite of the Embedded Microprocessor Benchmark Consortium (EEMBC).
Core claims top performance at 90nm node
The Xtensa LX reaches the highest clock rate published to date of any licensable 32bit processor in 90nm technology.
SoC cores take advantage of latest 90nm tools
Tensilica has enhanced its automated configurable processor design methodology to account for common integrated circuit design challenges with 90nm process technology.
"Hardware-software co-design using tiny processor cores, such as those made by Tensilica, holds great promise for systems that reduce power costs and increase practical system scale".
"Such processors, by their nature, must deliver maximum performance while consuming minimal power, exactly the challenge facing the high-performance computing community".
"One of the most compute-intensive applications is modeling global climate change, a critical research application and the perfect pilot application for energy-efficient computing optimisation" according to Chris Rowen, Tensilica's President and CEO.
"If we can better understand the factors influencing climate change - and do so in a dramatically more energy-efficient way - then we open the door for other breakthroughs".
"We are delighted to be able to contribute to this effort, applying Tensilica Xtensa processors and software to help solve a problem of global significance".
The team will use Tensilica's Xtensa LX extensible processor cores as the basic building blocks in a massively parallel system design.
Each processor will dissipate a few hundred milliwatts of power, yet deliver billions of floating point operations per second and be programmable using standard programming languages and tools.
This equates to an order-of-magnitude improvement in floating point operations per watt compared to conventional desktop and server processor chips.
The small size and low power of these processors allows tight integration at the chip, board and rack level and scaling to millions of processors within a power budget of a few megawatts.
The co-design effort will use automatic generation of processor designs, including simulation models, FPGA-based hardware implementation and software tools to enable rapid prototyping and evaluation of processor instructions sets, interfaces, multiprocessor communications mechanisms and application enhancements.
The research effort also will address the challenges of optimising memory and communication bandwidth to the massive array of processors, distribution of application functions across the array and development of suitable prototyping and software development methods for large-scale application-optimised systems.
• Tensilica: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
