Product category:
Design and Development Software
News Release from: TSMC | Subject: Reference Flow 8.0
Edited by the Electronicstalk Editorial
Team on 05 June 2007
Reference flow supports 45nm process
technology
Design methodology increases yields, lowers risks and improves design margins.
Taiwan Semiconductor Manufacturing has unveiled Reference Flow 8.0, the latest generation of the foundry's design methodology that increases yields, lowers risks and improves design margins Reference Flow 8.0 supports TSMC's 45nm process technology with advanced standard cell, standard I/O and SRAM compiler
This article was originally published on Electronicstalk on 17 Oct 2005 at 8.00am (UK)
Related stories
X Architecture designs move down to 90nm
Taiwan Semiconductor Manufacturing Company is ready to accept 90nm X Architecture designs.
65nm SoC technology comes on stream
Taiwan Semiconductor Manufacturing Company has successfully completed the first of three CyberShuttle prototype production runs for the company's industry leading 65nm Nexsys technology.
Key features address new design challenges at 45nm, including statistical timing analysis for intra-die variation, automated DFM hot-spot fixing and new dynamic low-power design methodologies.
Reference Flow 8.0 not only supports TSMC's advanced process technologies such as 45, 65 and 90nm, but also provides mature, proven design flows for mainstream technologies from 0.13 to 0.25um.
Reference Flow 8.0 supports TSMC's Active Accuracy Assurance initiative, which defines standards of accuracy for all partners in TSMC's design ecosystem, as well as for TSMC itself.
Further reading
Half-node process provides 19% design shrink
Taiwan Semiconductor Manufacturing Company has entered full production of its 80nm "half-node" process technology for high-performance designs.
65nm low power process is ready to roll
Earlier this week, Taiwan Semiconductor Manufacturing Company today told a packed audience at its 2006 Technology Symposium that the company has fully qualified its 65nm low power process technology.
X Architecture migrates down to 65nm
The Cadence X Architecture has been validated for TSMC's 65nm Nexsys process.
Reference Flow 8.0 focuses on ease of use, providing a reference of qualified design building blocks that give designers a proven path from specification to tape out.
"TSMC's 45nm process technology requires ever-deeper collaborations with EDA vendors and other partners in our design ecosystem", says Kuo Wu, Deputy Director of Design Service Marketing at TSMC.
"Reference Flow 8.0 provides a seamless link between the designers and advanced process technologies, and is supported by TSMC's unrivalled real-world manufacturing technology and capacity".
Reference Flow 7.0 introduced the first foundry design methodology to include inter-die statistical timing analysis to accurately determine the timing effects of manufacturing process variations.
Reference Flow 8.0 expands on this capability by offering intra-die statistical timing analysis along with statistical leakage and statistical timing optimisation.
Statistical leakage provides a more precise analysis of leakage that reflects actual manufacturing outcomes.
Statistical timing optimisation helps reduce the need for over-design and enables more effective timing closure.
These features enable designers to optimise design margins and increase yields.
Reference Flow 8.0 provides further improvements in DFM methodology, which allows designers to address potential manufacturing challenges during the design process, rather than post-processing after tape-out.
Among the new features are automated DFM hot spot fixing to eliminate the need for manual correction and DFM electrical variability consideration, which monitors parametric performance shifts caused by DFM effects.
Increased automation and integrated analysis and optimisation capabilities shorten design cycles by enabling designers to anticipate DFM issues and quickly take necessary measures.
Reference Flow 8.0 includes a number of new and innovative power reduction techniques including TSMC's new AVS (adaptive voltage scaling), which enables reduction of active power consumption for next-generation mobile devices.
A dual power rail SRAM design enables more dynamic power reduction, and long channel device innovations cut power consumption due to leakage.
Coarse-grain power gating and other techniques employed in standard cells further reduce overall standby leakage.
The Common Power Format (CPF) enables significant improvement in automated low-power design methodology.
Together these features extend battery life for portable devices and reduce packaging and cooling costs.
• TSMC: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
