Product category:
Analogue and Mixed Signal ICs
News Release from: Texas Instruments (April 2006-)
Edited by the Electronicstalk Editorial
Team on 13 June 2006
45nm process set to sample in 2007
A 45nm manufacturing process uses "wet" lithography to double the number of ICs produced on each silicon wafer, increase processing performance and reduce power consumption.
Before the start of the prestigious 2006 Symposium on VLSI Technology, Texas Instruments has unveiled details of a 45nm semiconductor manufacturing process that leverages a "wet" lithography process to double the number of chips produced on each silicon wafer, increase processing performance and reduce power consumption Through the use of numerous proprietary techniques, TI will drive the capabilities of its multi-million-transistor system-on-chip processors to new levels, increasing performance by 30% while reducing power consumption 40%
This article was originally published on Electronicstalk on 4 Apr 2006 at 8.00am (UK)
Related stories
Power chip makes the most of a single cell
A buck-boost power management IC helps extend battery life in smart phones, digital still cameras and other single-cell lithium-ion powered multimedia devices.
RF platform brings three radios together
Texas Instruments has developed the industry's first solution that integrates mobile WLAN (mWLAN), Bluetooth and FM stereo audio all in a space-saving platform for mobile phones.
"TI's strength in chip manufacturing has resulted in a cost-effective process that will deliver 45nm products, like mobile phone processors and DSPs that simultaneously address performance, power consumption and transistor density", said Dr Hans Stork, Senior Vice President and Chief Technology Officer, Texas Instruments.
"This gives our customers early access to faster, smaller and lower power products and continues TI's track record of delivering millions of units from high yielding wafers ahead of the industry".
TI estimates that its 45nm process and SoC integration capabilities will mean consumers can experience up to a 30% improvement in device speed, which can translate to more video frames per second for a better user experience on mobile phones.
Further reading
Multimedia processor gains RTOS support
Texas Instruments and QNX Software Systems are working to enhance the development of digital audio and video applications for the embedded market.
Video decoder combines four in one
A new analogue-to-digital video decoder combines four independent video decoders into a single chip.
Video-intelligence software runs on DaVinci
ObjectVideo OnBoard, an award-winning, video-intelligence software suite, now runs on TI's DaVinci technology.
In addition, wireless users will be able to run more simultaneous applications such as a game with 3D graphics in parallel to a video conference between the players, with e-mail synchronising in the background.
Other projections show that TI's 45nm SoCs will reduce power by 40%, allowing longer video playback time and up to 30% longer cellphone standby time.
The convergence of communications and computing on mobile devices, and the growing use of high performance multimedia, gaming and productivity applications, has pushed lower power consumption to the forefront of semiconductor technology advancement.
TI's 45nm process leverages SmartReflex power and performance management technologies that combine intelligent and adaptive silicon, circuit design, and software to address these power management challenges.
TI takes a system-level approach with SmartReflex technologies to extend the capability across an entire 45nm SoC design, including adaptive hardware and software technologies that dynamically control voltage, frequency and power based on device activity, modes of operation and process and temperature variation.
The new TI process also supports the revolutionary DRP architecture to integrate digital RF functionality in single-chip wireless solutions.
This SoC approach to wireless transmit and receive functions, allows TI to apply its highly efficient CMOS manufacturing infrastructure to reduce overall system cost, reduce power consumption and free up board space.
Other integration options in the TI 45nm design libraries include a host of analogue components such as resistors, inductors and capacitors that allow further SoC integration of formerly stand-alone functions.
For the first time, TI will implement the use of 193nm immersion photolithography to accomplish density improvements that competitors using dry lithography at 45nm are unable to achieve.
The use of 193nm immersion tools delivers the higher resolution and corresponding smaller device features needed to maximise the benefits of migrating to a new process.
193nm immersion tools work by placing a thin layer of liquid between the lens and the wafer to ease the process of transferring smaller circuit designs.
The company's work in this area has resulted in the development of what it believes to be the smallest 45nm SRAM memory cells, occupying only 0.24um2, up to 30% smaller than other 45nm memory cells devices announced to date.
Memory cells are often the first development vehicle for new manufacturing technologies and provide valuable data about transistor densities that will be achieved on complete SoCs.
Other improvements in how many transistors TI's 45nm process can support on a chip can be attributed to the use of an ultra-low-k dielectric that achieves a k value of 2.5, and reduces interconnect capacitance by 10%.
This will be TI's third-generation process technology to use low-k dielectrics for reducing capacitance and propagation delays within a device's interconnect layers, and boosting chip performance.
As with its previous generation process technologies, TI will offer several optimised 45nm recipes to address the unique requirements of each end product or application.
Through adjustments to the transistors' gate length, threshold voltage, gate dielectric thickness or bias conditions, and others, circuit designers have a several options for creating flexible, optimised designs.
TI's low power 45nm offering will extend battery life in portable products, while offering the performance to handle advanced multimedia functionality in a tightly integrated design.
A mid-range process will support TI DSPs and TI's high performance ASIC library for communications infrastructure products.
TI's highest performance 45nm option supports MPU-class performance.
A collection of strain techniques will enhance transistor performance and minimise leakage for all three process versions of the process, including TI's first use of silicon-germanium in its strain application.
Finally, TI is considering techniques to cost-effectively enhance performance through use of a dual work function metal gate at some point in its 45nm technology roadmap.
Options include the use of full-silicidation-of-polysilicon (FuSI), or a combination of metal plus a silicide.
Currently being explored for the highest performance process, TI believes leveraging a metal gate with continued use of proven silicon-nitrided dielectrics delivers the necessary power consumption control without having to simultaneously move to new, more complex high-k materials.
TI's 45nm process will be manufactured on 300mm wafers in the DMOS6 facility in Dallas, Texas.
The low-power ASIC design library will be available by the end of this year, with samples of the first SoC product delivered in 2007 and initial production in mid-2008.
• Texas Instruments (April 2006-): contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
Search the Pro-Talk network of sites
