Product category:
Recruitment, Reports and Resources
News Release from: Venture Development Corp
Edited by the Electronicstalk Editorial
Team on 01 June 2004
Study to look at 3D chip scale packaging
3D chip scale packaging solutions will play an increasingly vital role in meeting performance and size requirements for future generations of mobile electronics.
A number of 3D chip scale packaging studies conducted by VDC indicate that 3D chip scale packaging solutions will play an increasingly vital role in meeting performance and size requirements for future generations of mobile electronics 3D chip scale packaging refers to the vertical (z-axis) stacking of multiple die within a package, or multiple packages, using specialised substrates and interconnects
This article was originally published on Electronicstalk on 17 Dec 2004 at 8.00am (UK)
Related stories
Mobile transaction printer market analysed
The latest market research report from Venture Development Corp is entitled "Mobile transaction printers: global market demand analysis".
CompactPCI CPU market begins to evolve
A recent study of of SBCs and embedded CPU blades in embedded and real-time applications shows that native switch fabric access is becoming a necessity in CompactPCI SBC products.
Earlier advanced IC packaging solutions - such as ball grid array (BGA) and chip scale package (CSP) - have succeeded in reducing package sizes while increasing I/O count and overall component performance, but their capabilities are falling short in today's more mobile-oriented technology landscape.
3D chip scale packaging solutions help to meet size and performance requirements by providing the following benefits: reductions of size and weight in the package - vertical stacking reduces the number of chip-to-board interconnections and the area required for chips and inter-chip traces; reduction in power consumption - the level of power required depends in part on the number of interconnects; and increased performance and reliability - currently, module-to-board solder connects account for 80-90% of board failures.
Although 3D chip scale packaging exceeds many performance demands, some challenges still exist.
Further reading
Survey confirms shrinking SBC form factors
A new study of the global market for active backplane motherboards in embedded and real-time applications confirms that this market is shifting rapidly toward the use of smaller form factors.
Device software optimisation
Device software optimisation - does the message resonate with developers?
Engineers and technicians must be trained
Leading UK engineering and technology firms, with a combined multi-million pound spend on training and development, will assemble at the IEE 'Investing in Technical Teams' forum on 4 November 2004.
Mobile device manufacturers recently canvassed by VDC expressed their concerns about the viability of 3D chip scale packaging, including expense.
Products such as cellphones and other consumer devices have short product life cycles (1-2 years).
The rapid turnover of new products and the hazy future of others (such as PDAs) create inconsistent demand for advanced packages.
For applications that are in the mature or declining phases of their present life cycle, the additional costs of advanced packages are unjustified.
Manufacturers are also wary of changes to the supply chain.
Co-operation between OEM system designers and their various suppliers must improve in order to address integration challenges.
And board/system level manufacturers are concerned about reliability, ruggedness, power/thermal management, as well as shielding and other technical challenges.
As demands on portable devices increase and they become smaller, lighter and more feature-rich, the vertical stacking techniques employed in 3D chip scale packaging solutions may become more attractive to mobile device manufacturers.
VDC provides insight into this emerging market by providing granular, relevant analysis of 3D chip scale packaging, including technical, developmental and commercialisation considerations.
Since 1971, VDC has been a leading source of market research and consulting services for a host of electronic component and embedded technologies (CPU boards, chipsets, ASICs, and other discrete components), presenting granular and accurate market estimates, conservative forecasts, and relevant trend analyses through detailed market segmentations.
VDC now turns its attention to the emerging 3D chip scale packaging market.
This study will quantitatively and qualitatively assess market demand for components of 3D packaging technology, identify current and emerging applications, and evaluate strategies within the industry to address technical and marketing challenges.
The report will include: detailed market definitions and segmentations; 3D packaging technology descriptions; engineering approaches (thermal, power management etc); market estimates and forecasts across product categories and application segments; analysis of current and future applications; OEM/integrator requirements and preferences; competitive position of 3D packaging component and solution suppliers; and key success strategies.
VDC is now accepting founding sponsors for this research.
• Venture Development Corp: contact details and other news
• Email this article to a colleague
• Register for the free Electronicstalk email newsletter
• Electronicstalk Home Page
