Latest news on Electronicstalk categorised by supplier
Verplex Systems
Address:
29 Boulevard des Alpes
38240 Meylan
France
Telephone: (France) +33 2 40 70 46 37
http://www.verplex.com
Our RSS feed for news from Verplex Systems
Request to receive our free email newsletter each week
Listing of all 16 news releases from Verplex Systems:
Full SoC coverage from formal verification upgrade
The latest release of Conformal provides a comprehensive solution that enables SoC designers and verification engineers to deliver functional bug-free silicon.
News from Verplex Systems (31 July 2003)
Logic equivalence checker speeds verification
User application article FMC SOTA Design Technology of Hsinchu, Taiwan, has adopted formal verification software from Verplex Systems and has used it successfully throughout its design flow on a variety of complex IC designs.
News from Verplex Systems (14 July 2003)
Verification extends to complex datapaths
To answer the challenge of formally verifying designs that have compiled datapath circuitry, Verplex Systems has developed Conformal Datapath (DP).
News from Verplex Systems (25 April 2003)
Equivalence checking for embedded memories
Conformal MEM is the first equivalence checking solution for embedded memories.
News from Verplex Systems (17 February 2003)
Educational site covers formal verification
Verplex Systems has launched an online educational website for designers and verification engineers.
News from Verplex Systems ( 1 October 2002)
Verification seminar comes to Munich
The Verify 2002 committee has chosen Munich, Germany, as the location for this year's European seminar.
News from Verplex Systems (24 September 2002)
French award for logic equivalence checker
Verplex Systems has won the Electron d'Or award in France for EDA tool of 2002 for its Conformal logic equivalence checker (LEC).
News from Verplex Systems (12 July 2002)
Verplex is top dog in formal verification
Verplex reckons it has taken top spot in the market for formal verification tools.
News from Verplex Systems (14 June 2002)
Verification gets physical with complete SoC flow
Verplex Systems has made significant changes to its products to extend its market into the physical domain.
News from Verplex Systems (17 May 2002)
Verplex throws its hat into Accelera ring
Verplex Systems has added its support for the formal property language selected by the Accellera Formal Verification Technical Committee.
News from Verplex Systems ( 9 May 2002)
Verification library supports VHDL
Verplex Systems has expanded its Open Verification Library (OVL) to include support for the VHSIC hardware description language (VHDL).
News from Verplex Systems (20 March 2002)
Verification for high-density FPGAs
Verplex Systems and Xilinx have launched one of the first formal verification environments specifically for the design of high-density FPGAs.
News from Verplex Systems (26 September 2001)
Formal verification just got faster
Verplex Systems has announced its next generation Conformal Logic Equivalence Checker.
News from Verplex Systems (18 September 2001)
Verplex seeks acceptance for OVL library
Verplex Systems has contributed its Open Verification Language (OVL) library to electronics industry standards organisation Accellera.
News from Verplex Systems (14 June 2001)
Functional checker intercepts SoC bugs early
BlackTie functional checker from Verplex Systems is the industry's first full-chip multi-million-gate-capacity tool to accelerate the verification of SoC designs.
News from Verplex Systems (23 March 2001)
Verplex Systems set up in Europe
Verplex Systems has established European headquarters in Grenoble, France, and plans to open satellite offices in the UK, Germany, Sweden and Israel before the end of the year.
News from Verplex Systems (23 March 2001)
