IP core supports transceivers

The combination of Vmetro's hardware and the sFPDP IP core provides high-performance, highly integrated solutions for both front panel optical and VITA-41 (VXS) backplane interconnects.

Vmetro has expanded the use of its Serial FPDP IP core to support Xilinx VirtexTM-5 FPGA-based products using RocketIOTM GTP multi-gigabit serial transceivers.

The combination of Vmetro's hardware and the sFPDP IP core provides high-performance, highly integrated solutions for both front panel optical and VITA-41 (VXS) backplane interconnects.

Application areas for this combined serial FPDP I/O solution include real-time imaging, signal processing, high-speed data recording and test systems .

The Serial FPDP IP core is provided in either obfuscated source for simulation or in full VHDL source.

The core has been fully tested with and can be implemented on any Vmetro Virtex-5, Virtex-4, or Virtex-II Pro, FPGA-based products that use RocketIO GTPs or MGTs including the Phoenix VPF2 VITA-41 (VXS) Digital Signal Processor with Dual Virtex-5 FPGAs and Freescale MPC8641D, the Phoenix VPF1 VITA-41 (VXS) Digital Signal Processor with Dual Virtex-II Pro FPGAs and Dual PowerPC 744X, the Phoenix M6000 Intelligent I/O Controller and PMC-FPGA03/F FPGA-based PMC processing modules.

Subject to licensing conditions, the core can also be used on nonVmetro based Virtex-5, Virtex-4 and Virtex-II Pro based FPGA products.

Back to top