Categories
- Active Components (11,826)
- Passive Components (2,927)
- Design and Development (9,365)
- Enclosures and Panel Products (3,227)
- Interconnection (2,817)
- Electronics Manufacturing, Production and Packaging (3,046)
- Industry News (1,895)
- Optoelectronics (1,600)
- Power Supplies (2,276)
- Subassemblies (4,520)
- Test and Measurement (4,920)
Training for verification methodology practices
To meet the increased demand for advanced verification methods, Verisity has set up a new training course - Specman Elite advanced training - that teaches verification methodology best practices.
To meet the increased demand for advanced verification methods, Verisity has set up a new training course - Specman Elite advanced training - that teaches verification methodology best practices.
Across the electronics industry, verification engineers are realising that they need to approach verification using a more sophisticated methodology, and they are turning to Verisity for instruction.
As designs continue to increase in complexity, quality requirements remain high and schedules short, engineers need the predictable, scalable advanced verification methods that will make them successful.
The Specman Elite advanced training focuses on a proven coverage-driven verification (CDV) methodology and provides engineers with a cookbook approach for successfully applying this methodology.
Design complexity creates a daunting challenge for those responsible for functional verification.
Design and verification engineers need a methodology that can handle today's complexities as well as adapt to their changing needs in the future.
Verification engineers at the forefront of technology have been working with a CDV methodology and have been highly successful at achieving first-pass silicon success.
CDV is now becoming an important component of mainstream verification environments and engineers are turning towards Verisity for in-depth knowledge and expertise on CDV best practices.
"As we've worked with Verisity's solutions in our customers' verification environments, we've seen a huge need for Verisity's CDV methodologies and technologies", said Kevin Schott, Vice President of Verification Methodology for Correct Designs.
"Specman Elite is uniquely suited for a CDV approach and we are glad that Verisity has formalised these best practices into a training course.
This is the best way to reach the large number of engineers who would benefit from using this approach".
Verification reuse is critical to today's overall verification methodology.
Engineers don't have the time to create new verification environments each time they incorporate a standard interface into their design.
Hence, they need to reuse their verification environments across designs.
Additionally, they are taking their environments created at the module level and bringing them up to the chip and system level.
Both of these types of verification reuse provide dramatic productivity gains for verification teams, if done correctly.
Verisity pioneered eRMT - the eReuse Methodology - in order to standardise a method for encapsulating the advantages of a CDV methodology for easy reuse.
The Specman Elite advanced training class addresses eRM as part of the overall verification methodology.
"Verisity has always been at the forefront in technology and methodology for functional verification", said Francine Ferguson, Vice President of Corporate and Strategic Marketing for Verisity.
"As the leader in this area, customers trust us to solve their most challenging problems and they are demanding advanced verification methods.
We developed this course as a direct response to this overwhelming customer demand".
The advanced training course is available now to all Verisity customers.
The price to attend training is US $2000.
Not what you're looking for? Search the site.
Related Stories